As increasing data rates reduce available error margin in high-speed systems, engineers need to improve end-to-end signal integrity using design techniques that minimize attenuation, jitter, and impedance.

The race to embrace new high-speed interfaces like USB 3.0, DisplayPort 1.2, and PCI Express 3.0 has created tremendous stress for electronics OEMs around the world. The increase in data rates introduces challenging signal integrity issues of a magnitude that digital designers have never had to face before. 

It’s not that these new interfaces are impossible to implement. Rather, engineers have much less error margin to work with. Attenuation, jitter, and impedance become even more important to handle carefully. If these factors are too pronounced, interface reliability suffers in ways that can directly impact the user experience through digital media quality degradation, substantially reduced throughput, and even loss of data.
 
Read about attenuation, jitter, impedance and signal integrity here.
 
Advertisements

Leave a Comment

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s